

What is claimed is:

1. A method for determining the relative positions of a set of points in a 2D plane, comprising the steps of: (a) selecting a first point from the set of points; (b) selecting a second point from the set of points; (c) calculating the distance between the first point and the second point; (d) repeating steps (b) and (c) for each point in the set of points; (e) determining the relative positions of the points based on the distances calculated in step (d).

1. A method of forming a buried strap in the fabrication of a deep trench DRAM integrated circuit device comprising:

providing a deep trench into said substrate;

5       forming a collar on an upper portion of said deep trench;

filling said deep trench and overlying said collar with a silicon layer wherein said silicon layer forms a deep trench capacitor;

10       recessing said silicon layer below a top surface of said substrate to leave a recess;

etching away a top portion of said collar to leave a collar divot; and

15       selectively depositing a selective deposition layer into said deep trench and filling said collar divot to form said buried strap in the fabrication of said deep trench DRAM integrated circuit device.

2. The method according to Claim 1 wherein said collar comprises thermally grown or deposited oxide.

3. The method according to Claim 1 wherein said silicon layer comprises amorphous silicon.

4. The method according to Claim 1 wherein said recess has a depth of between about 50 and 200 nm.

5. The method according to Claim 1 wherein said collar divot has a depth of between about 30 and 50 nm.

6. The method according to Claim 1 wherein said selective deposition layer is selected from the group containing: a hemispherical grain polysilicon layer, a SiGe layer, a polysilicon layer, and a pseudo-epitaxial silicon layer.

7. The method according to Claim 1 wherein said step of selectively depositing said selective deposition layer comprises forming a hemispherical grain polysilicon layer to a thickness of between about 20 and 100 nm and having a grain size of between about 10 and 50 nm.

8. The method according to Claim 8 before said step of selectively depositing said hemispherical grain polysilicon layer further comprising plasma doping said silicon layer to amorphize a surface of said silicon layer.

9. The method according to Claim 8 wherein said step of selectively depositing said hemispherical grain polysilicon layer comprises in-situ doping of said polysilicon layer.

10. The method according to Claim 1 after said step of selectively depositing said selective deposition layer further comprising doping said selective deposition layer to a concentration of between about  $1E18$  and  $1E21$  ions/cm<sup>3</sup>.

11. The method according to Claim 11 wherein said doping step is selected from the group containing: plasma doping, plasma ion immersion implantation, and gas phase doping.

12. The method according to Claim 1 further comprising:  
forming a shallow trench isolation region partially within said deep trench and said buried strap area; and  
annealing said substrate whereby dopants from said

5 buried strap diffuse into said substrate to form a buried strap diffusion and wherein said buried strap diffusion connects said deep trench capacitor to a gate electrodes to complete formation of said deep trench DRAM device.

13. A method of forming a buried strap in the fabrication of a deep trench DRAM integrated circuit device comprising:

providing a deep trench into said substrate;

5       forming a collar on an upper portion of said deep trench;

filling said deep trench and overlying said collar with a silicon layer wherein said silicon layer forms a deep trench capacitor;

10       recessing said silicon layer below a top surface of said substrate to leave a recess;

etching away a top portion of said collar to leave a collar divot;

15       selectively depositing a selective deposition layer into said deep trench and filling said collar divot to form said buried strap;

forming a shallow trench isolation region partially within said deep trench and said buried strap area; and

20       annealing said substrate whereby dopants from said buried strap diffuse into said substrate to form a buried strap diffusion and wherein said buried strap diffusion connects said deep trench capacitor to a gate electrodes to complete formation of said deep trench DRAM device.

14. The method according to Claim 14 wherein said selective deposition layer is selected from the group containing: a hemispherical grain polysilicon layer, a SiGe layer, a polysilicon layer, and a pseudo-epitaxial silicon layer.

15. The method according to Claim 14 wherein said step of selectively depositing said layer comprises in-situ doping of said layer.

16. The method according to Claim 14 after said step of selectively depositing said layer further comprising doping said selective deposition layer to a concentration of between about  $1E18$  and  $1E21$  ions/cm<sup>3</sup>.

17. The method according to Claim 17 wherein said doping step is selected from the group containing: plasma doping, plasma ion immersion implantation, and gas phase doping.

18. A method of forming a buried strap in the fabrication of a deep trench DRAM integrated circuit device comprising:

providing a silicon nitride layer on a substrate;

etching a deep trench through said silicon nitride

layer and into said substrate;

forming a collar on an upper portion of said deep trench;

forming a buried plate around a lower portion of  
10 said deep trench;

depositing a dielectric layer on sidewalls of said deep trench;

filling said deep trench and overlying said collar with a silicon layer wherein said silicon layer forms a  
15 deep trench capacitor;

recessing said silicon layer below a top surface of said substrate to leave a recess;

etching away a top portion of said collar to leave a collar divot;

20 selectively depositing a layer into said deep trench and filling said collar divot to form said buried strap; and

doping said selective deposition layer and annealing said substrate whereby dopants in said buried  
25 strap outdiffuse into said substrate to form a buried strap outdiffusion junction in the fabrication of said deep trench DRAM integrated circuit device.

19. The method according to Claim 19 wherein said step of forming said collar comprises:

growing or depositing an oxide layer within said deep trench; and thermally densifying said oxide layer.

20. The method according to Claim 19 wherein said silicon layer comprises amorphous silicon.

21. The method according to Claim 19 wherein said selective deposition layer is selected from the group containing: a hemispherical grain polysilicon layer, a SiGe layer, a polysilicon layer, and a pseudo-epitaxial silicon layer.

22. The method according to Claim 19 wherein said step of doping said selective deposition layer is selected from the group containing: in-situ doping, plasma doping, plasma ion immersion implantation, and gas phase doping.

23. The method according to Claim 19 further comprising forming a capping layer overlying said selective deposition layer.

24. The method according to Claim 24 wherein said step of forming said capping layer is selected from the group



containing: selective oxide deposition and silicon nitride deposition.

25. The method according to Claim 16 further comprising:  
forming a shallow trench isolation region partially within said deep trench and said buried strap area; and  
forming gate electrodes wherein said buried strap diffusion connects said deep trench capacitor to one of said gate electrodes to complete formation of said deep trench DRAM device.